I. INTRODUCTION

S
ILICON optical modulators have clearly gone through a period of rapid progress during the past several years [1] , as waveguide-based silicon modulators are successfully demonstrated with different modulation mechanisms, such as the Franz-Keldysh effect of SiGe [2] , [3] , the plasma dispersion effect of silicon itself [1] , the electro-optical effect of strained silicon [4] and polymer-clad silicon slots [5] , [6] , the carrier depletion effect of the multiple quantum wells wafer bonded on silicon [7] , etc. The most common method among these silicon modulation solutions is to exploit the plasma dispersion effect of silicon, since it does not need integrations of any other materials like germanium or polymer, and thus is intrinsically compatible with CMOS technology. To implement optical modulation by the plasma dispersion effect, the charge density inside an optical waveguide has to be manipulated by an electrical signal. This can be achieved by three techniques: carrier injection, accumulation, and depletion [1] . Since the carrier-depletion-based modulator offers merits of processing simplicity and high operation speed, a lot of efforts are devoted to improve its performance [8] - [11] . A carrier-depletion-based modulator is implemented by incorporating a p-n junction inside the core of an optical waveguide. The optical modulation The authors are with the Photonics Research Group, Department of Information Technology, Ghent University-IMEC, B-9000 Ghent, Belgium, and also with the Center for Nano-and Biophotonics, Ghent University, B-9000 Ghent, Belgium (e-mail: hui.yu@intec.ugent.be; wim.bogaerts@ugent.be).
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is achieved by reverse biasing the junction and extracting the carriers. Its intrinsic response speed is limited by the time required for carriers to be swept out from and to return to the p-n junction. This process only takes a few picoseconds since carriers drift at their saturation velocity under a large electrical field, so the potential bandwidth of such a device can reach 50 GHz [12] . However, the final operation speed is limited by particular driving schemes. Basically, an optical modulator can be driven by a lumped electrode or a traveling wave electrode provided that a Mach-Zehnder (MZ) interferometer structure is employed. The lumped electrode is straightforward but it cannot fully exploit the advantage of high operation speed of the carrier-depletion-based modulator due to the RC time constant, so a traveling wave electrode is strongly desired [8] , [9] , [13] , [14] . The operation speed of a modulator driven by a traveling wave electrode is determined by three factors: 1) the velocity matching between the microwave and the optical carrier; 2) the impedance matching; and 3) the microwave attenuation. A specific transmission line calculation is essential to achieve highspeed modulation. This can be carried out by numerical field simulations employing the method of lines [15] , [16] or the finite-element method (FEM) [17] - [20] . Another technique to analyze the transmission line is to develop its equivalent circuit model under the quasi-TEM approximation [21] - [24] . Such an equivalent model is always preferable not only because it requires much less computing resource than the numerical simulation, but more importantly, because it gives a clear physical insight into the transmission line. The equivalent circuit model is used quite common for LiNbO modulators [21] , [22] . However, to develop this model for carrier-depletion-based optical modulators turns out to be tricky, since a carrier-depletion-based modulator is not a regular laminated structure consisting of homogeneous dielectric layers with the electrode on top. A typical CMOS compatible carrier-depletion-based modulator has vias through the premetal dielectric layer (PMD); meanwhile, the conductivity of its waveguide layer is not uniform due to different local doping levels in order to form the p-n junction and the contact. These features make it a challenge to deduce an equivalent circuit model for carrier-depletion-based modulators, so in [14] an approximate method is used for the RF design. The distributed parameters of an unloaded coplanar waveguide (CPW) without the phase shifter is calculated at first, then the theoretical capacitance of the diode is added into the capacitance of the unloaded CPW so as to estimate the overall effect. In other reported equivalent circuit models, the distributed parameters are actually extracted from the FEM simulation [24] or the experimental data [23] .
In this paper, we deduce an analytical equivalent circuit model for the traveling wave electrode which drives carrier-depletion-based silicon modulators. It agrees quite well with the FEM simulation and the measurement result. Based on the model, we design the traveling wave electrode and discuss the influence of different termination impedances. A 3 dB modulation bandwidth of 15 GHz is demonstrated with a 3 mm electrode.
II. TRANSMISSION LINE EQUIVALENT CIRCUIT
A carrier-depletion-based silicon modulator with the traveling wave electrode is an MZ interferometer in silicon-on-insulator (SOI). At least one of its two arms contains a p-n junction so as to shift the optical phase. The cross section of a typical phase shifter is shown in Fig. 1 , where a CPW acts as the traveling wave electrode [14] , [19] , [25] . Free carriers are extracted from the and doped regions by a reverse bias; thus, a carrier depletion region is left inside the rib as outlined by the dotted line in Fig. 1(a) . According to the optical waveguide theory, the modulation efficiency of this structure is proportional to the square root of the doping concentration in the carrier depletion region, so both and areas have a relatively high doping concentration of /cm [11] . The -and -type silicon in Fig. 1 is lightly doped in order to reduce the optical loss. However, a low doping concentration would lead to a high series resistance and thus, limit the bandwidth. A typical value based on a trade-off between the operation speed and the optical loss can be /cm . Two contact areas far away from the optical mode center are heavily doped to /cm . They are connected to copper electrodes by silicided regions and tungsten vias, matching a standard CMOS contacting process. Our simulation indicates that the figure of merit of this doping scheme is 1.92 V cm [11] . In order to achieve enough modulation depth with a small driven signal, the phase shifter is chosen to be 2 mm. Its dc modulation characteristic is shown in the inset of Fig. 1(a) . The insertion loss due to doping is 3.25 dB. Provided that the modulator is biased at 6 V where the light is sensitive to the voltage variation, a 1 V sinusoidal signal is able to extinct the beam by 5.2 dB (modulation depth of 67.7%), which is sufficient for most applications [1] . Meanwhile, the width of the carrier depletion region varies within 8% of its value at the dc bias point. The traveling wave electrode in Fig. 1 is actually a nonlinear transmission line since the p-n junction capacitance is voltage dependent. However, because of the 2 mm electrode, we can drive the modulator in the small-signal regime. Under the small-signal approximation, the carrier depletion region can be treated as an insulator with constant width according to [26] .
Relying on the specific RF frequency, silicon resistivity and device dimension, the transmission line in Fig. 1 (a) supports three microwave propagation mechanisms which have been widely investigated: 1) the skin effect mode; 2) the slow-wave mode; and 3) the dielectric quasi-TEM mode [27] - [29] . Here, we give a brief overview about them in terms of the particular structure in Fig. 1(a) .
1) If the and regions in Fig. 1 (a) which sandwich the space charge region are lightly doped, they exhibit a small dielectric loss tangent at the operation frequency. Therefore, silicon in the and regions acts like a dielectric. Both the transverse electric and the transverse magnetic fields can freely penetrate into the -and -doped silicon. The propagation mode is so-called "dielectric quasi-TEM mode." 2) If the and regions are moderately doped, the dielectric relaxation frequency of the two areas can be higher than the operation frequency. This implies that the free carriers outside the space charge region respond rapidly enough to shield the interior part of the and doped regions from the external ac field. Therefore, the electrical field of the microwave is constrained inside the space charge region. In the meanwhile, if the widths of the and regions are less than a skin depth, the magnetic field will penetrate through the and regions while the electrical field does not. Such a spatial separation between electric and magnetic energies leads to the propagation of the so-called "slow-wave mode." Its effective dielectric constant is bigger than the permittivity of any medium that comprise the transmission line [27] , [28] .
3) If the and regions are heavily doped to an extremely high conductivity, their width will be bigger than the skin depth. The and regions behave like two lossy conductor walls, since neither the electric nor the magnetic fields can penetrate them. The mode then is called the "skin-effect mode" [27] , [28] . Since the skin-effect mode requires a very high doping concentration which is impractical for the optical modulator, only the slow wave and the dielectric quasi-TEM modes are relevant. Kwon et al. have corroborated that a quasi-TEM analysis technique is valid for the slow-wave mode guided by a micron-size CPW, as the very small cross section of the transmission line ensures that transverse fields are essentially quasi-static [30] . Above arguments manifest that a quasi-TEM analysis applies to the CPW in Fig. 1(a) , so this structure can be described by an equivalent circuit effectively.
The partial capacitance technique is employed to deduce the equivalent circuit from the structure in Fig. 1(a) [31] , [32] . This method is based on the assumption that all dielectric/dielectric interfaces are along electric field lines; thus, magnetic walls can be placed at these interfaces. Under this assumption, a CPW on a multilayered substrate can be split into several CPWs on different single-layer substrates with modified dielectric constants. The capacitance per unit length of each partial CPW component can be calculated by conformal mapping. The capacitance of the practical CPW then is the sum of all partial capacitances. Although the partial capacitance technique is an approximation, it is proved to be effective for the CPW on regular multilayered substrate [31] . We believe that this method also applies to the irregular structure in Fig. 1(a) , since the electrical field inside the carrier depletion region is definitely parallel with the interface between the Si waveguide layer and the buried SiO layer.
Using the conformal mapping and partial capacitance techniques, we get the equivalent circuit model shown in Fig. 1(b) . We mark physical origins for all elements in Fig. 1(c) . For the air space above the electrode and beneath the Si substrate, its capacitance can be written as [31] , [32] (1) where is the complete elliptic integrals of the first kind. Its modulus is given by (2) (3) with , and . The structural parameters , and are denoted in Fig. 1(a) . Analogically, the capacitance of the buried SiO (BOX) layer is (4) Unlike the BOX layer, the silicon substrate is a semiconducting layer with nonzero conductivity; thus four elements are required to describe its behavior as shown in Fig. 1(b) [33] . According to [33] and [34] , the transverse conductive and displacement currents in the Si substrate are represented by a conductor and a capacitor , respectively
where is the resistivity of the silicon substrate. The capacitor which is connected in series to and represents the capacitance between the signal metal and the Si substrate. It can be written as (7) Here, we neglect the Si waveguide layer since it is very thin (0.22 um), and assume that the medium for the PMD layer is also SiO . The capacitor does not represent any substantial part in Fig. 1(a) . However, it is indispensable to make the model stand up at the high-frequency limit [33] . If the frequency is high enough, the conductive current is negligible compared with the displacement current, i.e., the capacitor effectively shunts the conductor . Therefore, the Si substrate can be regarded as a dielectric. According to the partial capacitance technique, this dielectric layer should be described by the single capacitor in (5), so a parallel capacitor is added to make sure that the total capacitance converges at at the high-speed limit [33] 
The capacitance then is determined by (8) . The Si waveguide and PMD layers are calculated by first dividing each layer into two parts along the midline of the signal metal which is shown in Fig. 1(a) by the dash line [35] . The right side can be regarded as one half of a regular CPW, so the PMD layer can be represented by a capacitor while the Si waveguide layer (the Si slab after waveguide etching) is described by three capacitors and one conductor ( , and ). The procedure to calculate these elements is the same as that to calculation , and , except that corresponding expressions should be divided by a factor of two. On the other hand, in order to characterize the waveguide and the PMD layers on the left side, we take the impedance of the doped silicon, the capacitance of the p-n junction, and the capacitance between two vias into account. Due to the small thickness of the optical waveguide, the fringe field should not be neglected when we calculate the p-n junction capacitance. If the influence of rib is neglected, the doped silicon sandwiching the carrier depletion region can be regarded as two plates of finite thickness; therefore, the reverse-biased p-n junction can be treated as a parallel-plate capacitor. Chang gave a formula to calculate the capacitance between two finite thickness plates which takes the fringing field in to account [36] . However, in his calculation, the medium outside the capacitor where the fringing field exists is the same as that between the plates. In contrast, the p-n junction in Fig. 1(a) is between the PMD and the BOX layers, so Chang's formula should be modified (9) where and are the height of the rib and the width of the carrier depletion region as shown in Fig. 1(a) . is Chang's capacitance formula, which is not listed here for brevity. The first term in (9) represents the fringing field in the PMD and BOX layers, while the second represents the field inside the depleted Si. The impedance of the doped silicon between the contacts and the carrier depletion region is given by (10) where is the resistivity of the -and -doped silicon, and is the microwave frequency. Here, we assume both and doped regions are fully depleted. The impedance of the heavily doped silicon (the and regions) within the transfer length from the silicon to the silicide is neglected due to its high conductivity. The capacitance between two vias can simply be deduced from the PMD permittivity, the distance between the two vias, and the via height:
. Similarly, the capacitance between side walls of the signal and the two ground electrodes is . For simplicity, we assume the medium above the CPW is air in Fig. 1(a) . There may be other intermetal dielectric (IMD) layers covering the CPW in practical CMOS technology. If so, the partial capacitance technique allows us to add corresponding capacitors into the circuit so as to represent these IMD layers [31] .
The last three elements to complete the equivalent circuit model are the line resistance and the line inductance which represent the longitudinal current flow in the electrode, and the resistance which represents the longitudinal current in the substrate and the Si waveguide layer. At low-frequency limit, the line resistance can be calculated directly by Ohm's law, while the line conductance can be derived from common magneto-static theory. Both of them are constants in this frequency range. However, as the frequency increases, they become frequency dependent due to the skin effect of the imperfect metal. In the skin-effect region, the inductance can be divided into an internal and an external part. The external inductance is frequency independent, which can be obtained from the capacitance of an air-filled CPW of the same dimension. The internal inductance can be calculated by Wheeler's incremental inductance rule [35] . The same technique is also used to calculate the line resistance in the skin-effect regime. Heinrich has given closed-form formulas to calculate and of CPWs which are accurate over a large frequency range from dc to RF [35] ; his result is employed in our model. Because of the interaction between the magnetic field and the Si, there is a longitudinal current inside the substrate and the Si waveguide layer. This current which parallels the current inside the metal also contributes to the loss. Kwon points out that it can be represented by a resistance which is connected to and in parallel as shown in Fig. 1(b) [30] . Due to the small dimension of the waveguide layer and the high resistivity substrate of the practical SOI wafer, is far more than the impedance given by and , so it can be ignored.
With the equivalent circuit in Fig. 1(b) , we can get the total shunt admittance and the total series impedance per unit length. The propagation constant and the characteristic impedance are determined by and Z as and . The effective permittivity and the attenuation of the transmission line are deduced from the real and the imaginary parts of , respectively. To validate the equivalent circuit, we calculate , and , and then compare them with the simulation result of a commercial software package High Frequency Structural Simulator (HFSS) which uses the FEM method to solve Maxwell's equations in RF domain. The comparison result is shown in Fig. 2 . We can see that the equivalent circuit agrees well with the simulation in a frequency range from 1 to 55 GHz. The relative errors between calculation and simulation are equal or less than 10.9%, 4.3%, and 3.9% for , and , respectively. The small discrepancy convinces us that the equivalent circuit model is effective for designing the traveling wave electrode. In Section IV, the validity of the model will be further confirmed by a comparison with the experimental measurement. At low frequency, is higher than the permittivity of every medium in Fig. 2(a) , which is a clear sign of the slow-wave propagation. As the operation frequency exceeds the dielectric relaxation frequency of the -and -doped silicon, the slow-wave mode evolves to the dielectric quasi-TEM mode.
III. TRAVELING WAVE ELECTRODE DESIGN
In this section, we calculate the frequency response of a carrier-depletion-based modulator with the equivalent circuit model we proposed in Section 2. Supposing the voltage amplitude and the frequency of the driving signal are and , respectively, the average voltage between the signal and the ground electrodes experienced by a photon as it travels through the phase shifter is [37] (11) (12) (13) (14) (15) (16) where and are the impedance of the microwave source and the terminator, respectively, is the length of the electrode, and is the group refractive index of the optical mode [38] , [39] . Under a small driving voltage, the modulation depth is proportional to the average RF voltage that drops cross the carrier depletion region, which is the product of and the voltage division factor of the p-n junction capacitor. By normalizing the modulation depth by its low-frequency reference value, we get the frequency response of the modulator (17) where is the lowest output frequency of the microwave source. It is 10 MHz in our calculation. It is necessary here to note that (17) has already taken the velocity match, impedance match, and the microwave loss into account [37] . The 3 dB optical modulation bandwidth dB is the frequency where falls by 50%. Based on the aforementioned discussion, we can design the CPW in terms of increasing its modulation bandwidth. As mentioned in Section II, the electrode in our bandwidth calculation is chosen to be 2 mm, while the dc bias voltage is 6 V. Of course, cutting the electrode length scales up the bandwidth but with the expense of a weakened modulation depth. The width of the carrier depletion region is 133 nm according to the specific doping concentration and the bias voltage. Fig. 3 presents contour maps of the 3 dB modulation bandwidth as a function of the size of CPW for different silicon conductivities . In Fig. 3(c) , the modulator exhibits the largest bandwidth when the signal electrode width is between 3 and 6 m. On the other hand, we can improve the modulation bandwidth by increasing the silicon conductivity , or by shrinking the gap between the signal and the ground electrodes. This can be explained by reducing the series impedance between the carrier depletion region and the two contacts. However, the side effect is an increased optical loss. A trade-off then depends on the particular requirement about the bandwidth and the optical loss. A typical gap is 2.5 m so as to isolate the optical mode from contact areas; thus, from Fig. 3(c) , a conductivity of S/m is enough to support a 28 GHz bandwidth. The doping level of this conductivity is less than 1e18/cm , so the resultant optical loss is inside the safe region.
In Fig. 3 , we calculate the 3 dB modulation bandwidth which is dominated by three factors: 1) the velocity mismatching; 2) the impedance mismatching; and 3) the RF loss. It is necessary to single out the effect of each factor and find out which one is the major factor that limits the bandwidth. For a lossless modulator with impedance-matched load and generator , its 3 dB modulation bandwidth which is determined only by the velocity mismatching between the RF and optical signals can be calculated as [38] dB (18) where is the electrode length, is the microwave refractive index, and is the group refractive index of optical mode rather than the effective refractive index [39] . The microwave refractive index of the CPW calculated in Fig. 2(a) is at 28 GHz. On the other hand, the group refractive index of the optical mode is at 1.55 m for our waveguide. If we ignore the microwave loss and the impedance mismatching, a modulator bandwidth of 750 GHz is expected for an electrode of 2 mm according to (18) . This is far beyond the final bandwidth of 28 GHz shown in Fig. 3(c) . Therefore, as a result of the short electrode, the bandwidth is not limited by the velocity mismatching but by the impedance mismatching together with the microwave loss.
Since the output impedance of microwave sources is always 50 , here we only analyze the impact of the termination impedance. The frequency responses of an MZ modulator with different terminators are displayed in Fig. 4(a) . We find that a small resistor is beneficial for increasing the bandwidth. Liao found the similar phenomenon in their experiment [40] ; he attributes the reason to the reflections resulting from the impedance mismatching which then preemphasizes the RF signal. Actually, this phenomenon can be understood by examining the modulation depth, which can be characterized by the voltage as we have indicated. The evolution of with the frequency is presented in Fig. 4(b) , where is already normalized by the amplitude of the driving voltage . We find that decreasing the resistance of terminator does not really enhance the modulation depth at high frequency. Instead, the operation bandwidth is improved by suppressing the modulation depth at low frequency [37] . At the dc limit, the voltage on the transmission line is due to the fact that the dc resistance of the CPW is negligible, so the static modulation depth degrades with reducing the termination resistance.
IV. EXPERIMENTAL RESULT
In order to fully prove its validity, we compare the equivalent circuit model with the measurement result of a practical modulator in Fig. 5 . The nominal doping concentration in the and the doped regions is /cm for the practical device, while that in the -and the -doped regions is /cm . The width of the central signal metal is 6 m. The gap between the central metal and two grounds is 3.5 m. The length of phase shifter is 3 mm. A description about the device fabrication and characterization is in [41] . The inset within Fig. 5 shows a microscope image of the device.
Since silicon in the -and the -doped regions exhibits different conductivities because of the mobility difference between electrons and holes, for simplicity, we can take their mean value of S/m in the calculation. In Fig. 5 , the dc reverse bias applied is V. Taking the practical doping profile of gradient p-n junction into account [11] , we estimate that the width of carrier depletion region is 0.11 m. Substituting these parameters into our equivalent circuit model, we calculate the frequency response with (17) . In Fig. 5 , there is a good agreement between the calculation and the measurement result, which confirms the validity of our model. With this device, we are able to obtain an error-free modulation at 35 Gbits/s [41] .
V. CONCLUSION
In this paper, we have proposed an equivalent circuit model for the traveling wave electrode which drives carrier-depletionbased optical modulators. Closed-form expressions are deduced for every element in the circuit. Based on the model, we design the CPW for high-speed modulation, and calculate the frequency response of a practical device. The calculation agrees well with the final measurement result. Our calculation manifests that with a conservative doping concentration which would not cause too much optical loss and a phase shifter as long as 2 mm, a well-designed CPW is able to support a 3 dB bandwidth of 28 GHz as well as a high modulation depth. This point is also confirmed by recent published results of 40 Gbits/s and 50 Gbits/s modulators which are based on similar structures [14] , [42] .
